

June 1998 Revised February 2001

74LCX112

Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

General Description

The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change state on the negative going transition of the clock pulse. Clear and preset are independent of the clock and accomplished by a low logic level on the corresponding input. LCX devices are designed for low voltage (3.3V or 2.5) operation with the added capability of interfacing to a 5V signal environment.

The 74LCX112 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 7.5 ns t_{PD} max (V $_{CC}$ = 3.3V), 10 μA I_{CC} max
- Power down high impedance inputs and outputs
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:


Human body model > 2000V Machine model > 2000V

Ordering Code:


Order Number	Package Number	Package Description
74LCX112M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74LCX112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX112MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs
$\overline{CP}_1, \overline{CP}_2$	Clock Pulse Inputs (Active Falling Edge)
\overline{C}_{D1} , \overline{C}_{D2}	Direct Clear Inputs (Active LOW)
\overline{S}_{D1} , \overline{S}_{D2}	Direct Set Inputs (Active LOW)
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs


Truth Table

(Each half)

Inputs					Out	puts
SD		СР	J	К	Q	Ια
L	Н	Х	Х	Х	Н	L
Н	Ш	Χ	Х	Χ	L	Н
L	L	Х	Х	X	Н	H
Н	Н	7	h	h	\overline{Q}_{O}	Q_O
Н	Н	7	1	h	L	Н
Н	Н	7	h	- 1	Н	L
Н	Н	7	1	- 1	Q _O	\overline{Q}_{O}
Н	Н	Н	Х	Х	Q _O	\overline{Q}_O

H(h) = HIGH Voltage Level
L(l) = LOW Voltage Level
X = Immaterial
= HIGH-to-LOW Clock Transition
Q_O(\overline{Q}_O) = Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram



°C

Absolute Maximum Ratings(Note 1) Parameter Units Symbol Value Conditions ٧ Supply Voltage -0.5 to +7.0 V_{CC} ٧ V_{I} DC Input Voltage -0.5 to +7.0 Output in HIGH or LOW State (Note 2) ٧o DC Output Voltage -0.5 to $V_{CC} + 0.5$ V DC Input Diode Current -50 $V_1 < GND$ mΑ DC Output Diode Current V_O < GND I_{OK} mΑ +50 $V_O > V_{CC}$ ±50 DC Output Source/Sink Current mΑ ±100 DC Supple Current per Supply Pin mΑ DC Ground Current per Ground Pin ±100 I_{GND} mΑ

-65 to 150

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
V _I	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V		0	10	ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum rating must be observed.

Storage Temperature

T_{STG}

Note 3: Unused Inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = 40^{\circ}C \text{ to } +85^{\circ}C$		Units
Oymboi		Conditions	(V)	Min	Max	Uiills
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		v
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6	V		
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100\mu A$	2.3 – 3.6	V _{CC} - 0.2	0.7	
		I _{OH} = -8 mA	2.3	1.8		1
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		1
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.6	
		I _{OL} = 8mA	2.3		0.2	1
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	1
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le I_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{OFF}	Power-Off Leakage Current	V_1 or $V_0 = 5.5V$	0		10	μΑ
Icc	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		10	μΑ
		$3.6 \text{V} \leq \text{V}_{\text{I}} \leq 5.5 \text{V}$	2.3 – 3.6		±10	μΑ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μА

AC Electrical Characteristics

		$ extsf{T}_{A} = 40^{\circ} extsf{C} ext{ to } 85^{\circ} extsf{C}, extsf{R}_{L} = 500 \Omega$						
Combal	Parameters	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		$V_{CC} = 2.7V$ $C_L = 50 \text{ pF}$		$V_{CC} = 2.5V \pm 0.2V$ $C_L=30 \text{ pF}$		- Units
Symbol	Farameters							
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150		150		150		MHz
t _{PHL}	Propagation Delay	1.5	7.5	1.5	8.0	1.5	9.0	
t _{PLH}	\overline{CP}_n to Q_n or \overline{Q}_n	1.5	7.5	1.5	8.0	1.5	9.0	ns
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	
t _{PLH}	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	1.5	7.0	1.7	8.0	1.5	8.4	ns
t _S	Setup Time	2.5		2.5		4.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width CP	3.3		3.3		4.0		ns
t _W	Pulse Width $(\overline{C}_D, \overline{S}_D)$	3.3		3.3		4.0		ns
t _{REC}	Recovery Time	2.0		2.5		4.5		ns
t _{OSHL}	Output to Output Skew		1.0					ns
t _{OSLH}	(Note 4)		1.0					115

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	W
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC Loading and Waveforms Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$ V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2V$
t_{PZH},t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




Propagation Delay, Pulse Width and t_{rec} Waveforms






3-STATE Output Low Enable and Disable Times for Logic





Setup Time, Hold Time and Recovery Time for Logic




 $\label{eq:FIGURE 2. Waveforms}$ (Input Pulse Characteristics; f=1MHz, $t_r\!=\!t_f\!=\!3\text{ns})$


Symbol	V _{CC}					
- Cymbon	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V			
V _{mi}	1.5V	1.5V	V _{CC} /2			
V_{mo}	1.5V	1.5V	V _{CC} /2			
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V			
V _y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V			








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com